

SSC8124GS6B

N-Channel Enhancement Mode MOSFET

> Features

VDS	VGS	RDSON Typ. ID		
		22mR@4V5		
20V	±12V	25mR@2V5	6A	
		32mR@1V8		

> Description

This device is a N-Channel enhancement mode MOSFET which is produced with high cell density and DMOS trench technology. This device particularly suits low voltage applications, especially for battery powered circuits, the tiny and thin outline saves PCB consumption.

Applications


- Load Switch
- Portable Devices
- DCDC conversion


Ordering Information

Device	Package	Shipping
SSC8124GS6B	SOT23	3000/Reel

Pin configuration

Top view





SOT23



Marking



➤ **Absolute Maximum Ratings**(T_A=25°C unless otherwise noted)

Symbol	Parameter	Ratings	Unit	
V _{DSS}	Drain-to-Source Volta	age	20	V
V_{GSS}	Gate-to-Source Voltage		±12	V
I _D	Continuous Drain Current ^a		6	Α
I _{DM}	Pulsed Drain Current ^b		18	А
P _D	Power Dissipation ° TC=25°C		1	W
P _{DSM}	Power Dissipation ^a TA=25℃		0.55	W
TJ	Operation junction temperature		-55 to 150	°C
T _{STG}	Storage temperature range		-55 to 150	°C

➤ Thermal Resistance Ratings(T_A =25°C unless otherwise noted)

Symbol	Parameter	Typical	Maximum	Unit
R _{0JA}	Junction-to-Ambient Thermal Resistance ^a		240	°C/W
ReJC	R ₀ JC Junction-to-Case Thermal Resistance		130	C/VV

Note:

- a. The value of R_{⊕JA} is measured with the device mounted on 1 in² FR-4 board with 2oz.copper,in a still air environment with T_A=25°C. The value in any given application depends on the user is specific board design. The current rating is based on the t≤ 10s thermal resistance rating.
- b. Repetitive rating, pulse width limited by junction temperature.
- c. The power dissipation P_D is based on $T_{J(MAX)}$ =150°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.




ightharpoonup **Electronics Characteristics**(T_A=25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур.	Max	Unit	
V _{(BR)DSS}	Drain-Source Breakdown Voltage	VGS=0V,ID=250uA	20			V	
V _{GS (th)}	Gate Threshold Voltage	VDS=VGS,ID=250uA	0.4	0.6	0.9	V	
	D : 0	VGS=4.5V,ID=5A		22	27		
R _{DS(on)}	Drain-Source	VGS=2.5V,ID=3.5A		25	33	mR	
	On-Resistance	VGS=1.8V,ID=2.8A		32	44		
I _{DSS}	Zero Gate Voltage Drain Current	VDS=16V,VGS=0V			1	uA	
I _{GSS}	Gate-Source leak	VGS=±12V,VDS=0V			±100	nA	
G _{FS}	Transconductance	VDS=5V,ID=3.6A		7	14	S	
V _{SD}	Forward Voltage	VGS=0V,IS=1.1A		0.8	1.15	V	
Ciss	Input Capacitance			469			
Coss	Output Capacitance	VDS=10V, VGS=0V, f=1MHz		81		pF	
Crss	Reverse Transfer Capacitance			49			
T _{D(ON)}	Turn-on delay time			15			
Tr	Rise Time	VGS=4.5V,		11			
T _{D(OFF)}	Turn-off delay time	VDS=5V, RG=6R,ID=3.6A		60		ns	
Tf	Fall Time			20			
Qg	Total Gate charge			11			
Qgs	Gate to Source charge	VGS=4.5V, VDS=10V, ID=4A		1.1		nC	
Qgd	Gate to Drain charge			3.3			



➤ Typical Characteristics(T_A=25°C unless otherwise noted)




www.sscsemi.com Rev.2.1

On-Resistance vs. Junction Temperature

Safe Operating Area, Junction-to-Case






Normalized Thermal Transient Impedance, Junction-to-Ambient



Package Information





History Version

V2.1 Update R _{DS(on)} 4.5V Max 2022-04-25

DISCLAIMER

AFSEMI RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. AFSEMI DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICIENCE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

THE GRAPHS PROVIDED IN THIS DOCUMENT ARE STATISTICAL SUMMARIES BASED ON A LIMITED NUMBER OF SAMPLES AND ARE PROVIDED FOR INFORMATIONAL PURPOSE ONLY. THE PERFORMANCE CHARACTERISTICS LISTED IN THEM ARE NOT TESTED OR GUARANTEED. IN SOME GRAPHS, THE DATA PRESENTED MAY BE OUTSIDE THE SPECIFIED OPERATING RANGE (E.G. OUTSIDE SPECIFIED POWER SUPPLY RANGE) AND THEREFORE OUTSIDE THE WARRANTED RANGE.